SN74LVC08AD

positive-AND gate, SOP14, –0.5 V to 6.5 V

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.08~0.11 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.08~0.11

PartNumber:: SN74LVC08AD

Brand:: Philips Electronics India Limited - PHILIPS | Pack: SOP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Kate Fan's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-12-08

From Other Seller

Part Number:SN74LVC08AD
US $0.08 - 0.11
ad7716ap

US $1.13 - 1.13 / Piece
(0) Remove
YL-G709

US $65.00 - 68.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The SN74LVC08AD quadruple 2-input positive-AND gate is designed for 2.7-V to 3.6-V VCC operation. The SN74LVC08AD performs the Boolean function Y = A·B or Y=A+B in positive logic. Inputs can be driven from either 3.3-V or 5-V devices. This feature of SN74LVC08AD allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Parametrics

SN74LVC08AD absolute maximum ratings: (1)Supply voltage range, VCC: –0.5 V to 6.5 V; (2)Input voltage range, VI: –0.5 V to 6.5 V; (3)Output voltage range, VO: –0.5 V to VCC + 0.5 V; (4)Input clamp current, IIK (VI < 0): –50 mA; (5)Output clamp current, IOK (VO < 0): –50 mA; (6)Continuous output current, IO: ±50 mA; (7)Continuous current through VCC or GND: ±100 mA; (8)Package thermal impedance, qJA: D package: 127℃/W, DB package: 158℃/W, PW package: 170℃/W; (9)Storage temperature range, Tstg: –65℃ to 150℃.

Features

SN74LVC08AD features: (1)EPIC (Enhanced-Performance Implanted CMOS) Submicron Process; (2)ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0); (3)Latch-Up Performance Exceeds 250 mA Per JESD 17; (4)Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25℃; (5)Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25℃; (6)Inputs Accept Voltages to 5.5 V; (7)Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flat (W) Packages, and DIPs (J).